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VI ABSTRACT 
A method and apparatus for combining baseband sig- 
nals from a large aperture antenna array h which none 
of the individual baseband signals has a sufficiently high 
ANTENNA 
ANTENNA 
ANTENNA 
signal-to-noise ratio to be used as a correlation or refer- 
ence signal for phase adjusting the remaining baseband 
signals. More specifically, the invention provides a 
means whereby the baseband output signals of all but 
one of the receivers associated with each of the anten- 
nas are summed and used as a correlation reference for 
the baseband signal not contained in the summed signal, 
thereby providing a plurality of correlation or align- 
ment loops, each having an output signal related to the 
phase difference between its input baseband signal and 
the summed signal. The invention further provides a 
means for subtracting an output or error signal gener- 
ated in one of the correlation loops whose baseband 
signal has a predetermined phase delay from all the 
other alignment loops, thereby avoiding interaction and 
reflection effects in the signal combiner. A variable 
phase delay means for each of the other baseband sig- 
nals is controlled by its corresponding correlation loop. 
The invention discloses how a plurality of loops operat- 
ing in the above manner provides a means for adjusting 
the phase of each baseband signal so that they will all be 
in phase with each other and can thus be added to pro- 
vide a composite signal output having a higher signal- 
to-noise ratio than any of the individual baseband sig- 
nals. 
17 Claims, 5 Drawing Figures 
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same time provides a means for allowing decoupled 
stable operation for the individual alignment loops. 
The invention provides a means for delaying a first 
baseband signal by a predetermined amount, and then 
5 for each of the remaining baseband signals to be elec- 
tronically delayed in time by a sampled data feedback 
loop in order to match in time the delayed first baseband 
signal. Each of the remaining baseband signals, after 
passing through an associated variable delay means, is 
ates a digital signal related to the phase difference be- 
tween that signal and a combined signal provided to the 
correlator comprising a sum of all of the other delayed 
receiver arrays in which output signals of the individual 15 put of the correlator to adjust its associated variable 
receivers are to be Phase adjusted So that they can be delay means, it is first provided to a difference unit. A 
coherently added, thereby Producing an output signal correlation signal derived from a phase comparison of 
having a greatly improved signal-to-noi~ ratio Over the first baseband signal, after having been delayed by 
that of any of the individual receiver output signals. the predetermined amount, and the sum of the remain- 
The concept of phase adjusting signals derived from 20 ing baseband signals is also provided to the difference 
a plurality of antennaheceiver arrays so that the signals unit. The difference unit provides an output signal re- 
can be coherently added is not new. One such system is lated to the difference of its two correlation signal in- 
described in an article entitled “Analysis of the Signal puts, this output being used to control its associated 
Combiner for Multiple Antenna Arraying” by R. A. variable delay means. By controlling the variable delay 
Winkelstein, JPL Deep Space Network Progress Re- 25 means for the baseband signals in the above-described 
port 42-26, Pages 102-1 18, dated Apr. 15, 1975. How- manner, interaction and reflection effects because of the 
ever, in order for this system to perform properly, one moving baseband signals presented to the correlators 
of the receiver outputs or baseband signals must have a are eliminated, and each of the baseband signals will be 
sufficiently high signal-to-noise ratio to serve as a refer- delayed SO as to be in phase with the first baseband 
ence for correlation with the other baseband signals so 30 signal. This coincidence Of phases results because a 
that their phases can be adjusted accordingly. If all correlation signal derived from the first baseband signal, 
receiver baseband signal-to-noise ratios are below a which has been delayed by a fixed time increment, and 
certain minimum level, then individual loop correla- the sum signal of all the remaining delayed baseband 
tions for phase adjusting the baseband signals take an signals is subtracted from each of the other correlation 
excessive amount of time, thereby seriously degrading 35 Signals, thereby cancelling the signal terms in each of 
ers are unable to satisfactorily provide a composite signal to be corrected. This occurs because the first 
signal when there is a lack of a single strong signal to act correlation signal contains all of the sum signal compo- nents and each of the other correlation signals also as a phase reference for the remaining signal control 40 contain all of the sum signal components with the ex- loops. The present invention solves this problem by ception of the specific signal to be corrected. Therefore, 
providing a whereby Of the can be after subtraction of the first correlation signal from each 
though none of the individual signals has a sufficiently with the specific baseband signal to be corrected are 
control loops of the remaining signals. It has been found providing the whereby each delayed baseband 
tors to phase adjust the individual signals, one of the the other baseband signals. 
signals should have a signal-to-noise ratio greater than 0 
dB. However, a system according to the present inven- 5o 
tion utilizing a 10 antenna array has been shown to 
operate with individual baseband signal-to-noise ratios 
as low as -7.7 dB. 
SUMMARY OF THE INVENTION 
AS explained above, conventional signal combiners 
provide to the COrrekitOr a reference Signal having a 
sufficiently high signal-to-noise ratio for Correlation 
purposes. If no single Signal meets this critera, then a 
reference signal which is a coherent sum of the individ- 60 relator/variable delay loop. 
ual signals would have a sufficient signal-to-noise ratio 
to act as a reference. However, use of such a reference DETAILED DESCRIPTION 
in a conventional signal combiner would cause highly A detailed illustrative embodiment of the invention is 
interactive loop operation and would have a large ten- disclosed herein which exemplifies the invention and is 
dency towards loop instability. The present invention 65 currently considered to be the best embodiment for 
provides a means for eliminating this instability by uti- such purposes. However, it is to be recognized that 
k i n g  a signal combiner which uses combined receiver other means for determining delays between two input 
outputs as a reference for the loop correlators, but at the signals whose phases are to be compared, and other 
BASEBAND SIGNAL COMBINER FOR LARGE 
APERTUREANTENNAARRAY 
ORIGIN OF THE INVENTION 
The invention described herein was made in the per- 
formance Of under a NASA ‘Ontract and is sub- 
ject to the provisions of Section 305 of the National 
(72 Stat. 435; 42 USC 2457). 
Aeronautics and Space Act Of lg5& Law 85-568 10 provided to a corresponding correlator which gener- 
BACKGROUND OF THE INVENTION 
The invention to the of large antenna/- baseband signals. However, instead of utilizing the out- 
alignment accuracy. Thus, conventional signal combin- the other ‘OOPS other than that corresponding to the 
phase-corre1ated with One Of the even of the other ,-orrelation signals, only errors associated 
high signal-to-noise ratio to act as a reference for the 45 applied to its associated variable delay means, thereby 
that in a system using a plurality of loop correla- signal can be brought into phase coincidence with all of 
BRIEF DESCRIPTION O F  THE DRAWINGS 
FIG. 1 is a block diagram of the baseband signal 
FIG. 2 is a block diagram of one of the correlators 
FIG. 3 is a block diagram of one of the difference 
FIG. 4 is a block diagram of one of the variable delay 
FIG. 5 is a Laplace block diagram for a typical cor- 
combiner provided by the invention; 
shown in FIG. 1; 
units shown in FIG. 1; 
circuits shown in FIG. 1; and 
55 
4.278.978 
3 
means for delaying an input signal could be utilized. 
Accordingly, the specific embodiment disclosed is only 
representative in providing a basis for the claims which 
define the scope of the present invention. 
Referring to FIG. 1, a plurality of antennas, A1 thru 
AN, where N is 3 or more, are connected to corre- 
sponding receivers R1 through RN. The antennas AI 
thru AN are looking essentially at the same radiating 
source and are providing output signals which are 
roughly equal in magnitude and have low signal-to- 
noise ratios, Le., less than 0 dB. Each receiver R1 thru 
RN processes the RF information from its associated 
antenna, and provides an information-containing base- 
band signal output Bd thru BN which could be in either 
analog or digital form. Processing of the first baseband 
signal B1 will be described separately since it is some- 
what different than that of the remaining baseband sig- 
nals B2 thru BN. The first baseband signal B1 is delayed 
by a fixed delay circuit 10, a delay being required since 
other baseband signals may actually precede the first 
baseband signal B1 in phase. The output of the fixed 
delay circuit 10 is designated as B1‘ and establishes a 
phase reference to which the remaining baseband sig- 
nals B2 thru BN are to be adjusted. A first correlator C1 
is provided, the correlator C1 having as one input the 
first delayed baseband signal B1’ and as another input a 
sum signal S1 from a first adder AD1, this signal being 
a sum of all other baseband signals B2-BN after having 
been delayed as will be explained below. The first cor- 
relator C1 compares the phase of the first delayed base- 
band signal B1’ and the sum signal S1 from the first 
adder AD1, and provides a first correlation signal E l  
which is related to the phase difference between the 
delayed first baseband signal B1’ and the sum signal S1. 
This correlation signal El identifies both the phase 
difference between the two signals and which is the 
leading signal. 
Referring now to the second antenna A2 and receiver 
R2 combination, a second baseband signal B2 is pro- 
vided, this signal most probably having a phase differ- 
ence with respect to the first baseband signal B1 due to 
a difference in pointing between the second antenna A2 
and the first antenna Al ,  and a difference in lag intro- 
duced by their respective antenna and receiver systems. 
The second baseband signal B2 is provided to a first 
variable delay circuit V2, to be described in more detail 
below. The output of the variable delay circuit V2 
defines a second delayed baseband signal B 2  which is 
4 
ond correlator C2, and the second difference unit D2 
will tend to delay the second delayed baseband signal 
B2’ so that it will be in phase with the second sum signal 
S2. However, the second difference unit D2 provides a 
5 means whereby the variable delay signal is also related 
to the first correlation signal El ,  which is related to the 
phase difference between the first delayed baseband 
signal Bl’ and all of the other delayed baseband signals 
B2 thru BN, as previously explained. 
Baseband signals B3 thru BN from the remaining 
receivers R3 thru RN are processed in the same way as 
the second baseband signal B2. All of the delayed base- 
band signals B1’ thru B N  are provided to a summing 
network 12, the output of which provides a composite 
15 baseband signal BC. The signal combiner as above de- 
scribed provides stable correlation loops which result in 
all of the delayed baseband signals B1’ thru BN’ being in 
phase, and provides a composite baseband signal BC 
from the summing network 12 which has a signal-to- 
20 noise ratio significantly higher than that of the individ- 
ual baseband signals. 
In operation, and again referring to FIG. 1, the out- 
puts of the receivers R1 thru RN define baseband sig- 
nals B1 thru BN, respectively, which are to be phase 
25 aligned with respect to each other. Each of the receiv- 
ers R2 thru RN provide input baseband signals B2 thru 
BN to individual control loops which provide delayed 
baseband output signals B2’ thru B N  aligned to the first 
baseband signal which has been delayed by a predeter- 
30 mined time increment. Use of the first correlator C1, 
associated with the first delayed baseband signal Bl‘, 
causes the delay of a first sum signal S1 to become equal 
to the delay provided by the fixed delay circuit 10, 
whereby resulting in all the remaining baseband signals 
35 B2‘ thru B N  to be aligned with the first delayed base- 
band signal Bl’. Subtracting the output El of the first 
correlator C1 from each of the other correlator outputs 
E2 thru EN causes each of the correlation loops to 
become decoupled from the other loops, thus providing 
40 stable operation. Each correlation signal Ei, is given by 
the equation 
10 
provided to a second correlator C ~ - A  second adder where i reaches to any of the correlation signals, K is 
ADZ receives as inputs all of the other delayed base- 50 the correlator constant, N is the number of antennas in 
band signals, B1’ and BY thru BN, except that of B2‘, the array and ~i is the time delay Of the baseband signal 
and provides second sum signal s2  to the second corre- into the ith correlator. Thus, the output El of the first 
lator C2. As explained for the first correlator C1, the correlator c1 is 
second correlator C2 compares the phase of the second 
delayed baseband signal B2’ and the phase of the second 55 
E2 related to the phase difference between its two input 
N 
k= 1 
(2) 
E1 = K (71 - r k )  sum signal S2, and provides a second correlation signal 
signals B2’ and S2. This correlation signal E2 is then 
N 
k= 1 
= N K T ~  - K Z Tk 
provided to a difference unit D2, the function of which 
is to provide a variable delay signal 52 related to the 60 subtracting Equation (2) from Equation (1) gives 
difference between the first correlation signal El and 
(3) 
signal 32 then controls the variable delay circuit V2 so 
that the phase of the second delayed baseband signal B2’ Since 71, associated with the fixed delay circuit 10, is 
will coincide with the phase of the second sum signal 65 fixed, it may be used as a zero time references. Thus, the 
S2, that signal being the sum of all of the other delayed variable delay signal 52 to each of the variable delay 
baseband signals Bl’, B3’ thru BN‘. Thus, a correlation circuits V2 is 
loop defined by the variable delay circuit V2, the sec- 
the second correlation signal E2. This variable delay &--El = N K ( T I - T l )  
4,278,978 
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Jj=NK7j where i=2, 3, . . . N (4) 
where ~ j i s  now the relative delay of each delayed base- 
band signal with respect to the first delayed baseband 
signal Bl’. 
These equations hold only if the delayed baseband 
signals are aligned within one quarter of a subcarrier 
cycle. For acquisition, this can be easily accomplished 
by roughly presetting the variable delay circuits V2 
thru VN using knowledge of antenna pointing coordi- 
nates. 
Each of the correlators C1 through CN are identi- 
cally configurated, the second correlator C2 being 
shown for exemplary purposes in FIG. 2. As can be 
seen, the second delayed baseband signal B2’ is pro- 
vided to a first one bit analog-to-digital converter 14, 
the output of which comprises a bit stream having a bit 
rate equal to a clock pulse sample frequency Fc, and 
each bit having a state corresponding to the polarity or 
state of the second delayed baseband signal B2  when 
sampled. The output of the first analog-to-digital con- 
verter 14 is designated as V2(t). This signal is provided 
to a first shift register 16, which is also clocked at the 
clock pulse sample frequency F,. The output of the first 
shift register 16 is a signal corresponding to V2(t) going 
into the shift register, but delayed by a delay period y, 
y being defined as the delay in V2(t) created by the 
number of clock pulses at the sample frequency F, re- 
quired to shift V2(t) through the first shift register 16. In 
a similar manner, the sum signal S2 from the second 
adder AD2, which comprises the sum of all of the de- 
’ layed baseband signals B1’ thru BN, except B2’ is pro- 
vided to a second one bit analog-to-digital converter 18. 
This signal S2 is processed by the second analog-to-digi- 
tal converter 18 in the same way as the second delayed 
baseband signal B2’ is processed by the first analog-to- 
digital converter 14. The output of the second analog 
to-digital converter 18 is designated as Y(t - T) where T 
is the phase difference between B2’ and S2. This signal 
Y(t -7) is clocked through a second shift register 19 and 
is delayed by a time increment y, its output being desig- 
nated as Y(t-7-7). A first exclusive-OR circuit 20 
receives V2(t-7) and Y(t--7) as inputs. A second ex- 
clusive-OR circuit 22 is also provided, this circuit re- 
ceiving as inputs V2 (t) and Y(t-7-7). The output of 
both the first and second exclusive-OR gates 20 and 22, 
respectively, are provided to a third exclusive-OR gate 
24, the output of which is indicative of whether signals 
B2’ and S2 are in phase. If they are not in phase, a 
counter 26 is indexed by the third exclusive-OR gate 24. 
The output of the second exclusive-OR gate 22 defines 
whether the counter 26 counts up or down. The output 
E2 from the counter 26 thus provides an indication of 
the magnitude of phase difference between B2  and S2 
as well as which of the two signals is leading in phase 
with respect to the other. The counter 26 is reset at 
periodic intervals by a reset pulse or reset line 28, so that 
the second correlation signal E2 is redefined at prede- 
termined time intervals. The correlator C2 thus pro- 
vides a count at medetermined intervals defined bv a 
pulse on the rese; line 28 which is related to the p<ase 
difference between B2’ and S2. It will produce a count 
of zero when the input signals are exactly in phase or 
aligned. When the input signals are not aligned, the 
count is related to the phase delay. In effect, the second 65 
correlator output E2 represents an integral of the input 
signal phase difference averaged over a time interval 
defined by the reset pulse on line 28. Thus, operation of 
5 
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the correlator is equivalent to that of an integrate and 
dump circuit having a predetermined gain constant. 
The difference units D2-DN are also identical in 
configuration. A typical difference unit D2 is shown in 
FIG. 3. The output E2 of the second correlator C2 is 
provided to a digital attenuator 36 for appropriate scal- 
ing in accordance with a predetermined gain constant. 
A comparison circuit 38 is provided for subtracting the 
first correlation signal El from the second correlation 
signal E2, thereby supplying an output signal directly 
related to the phase error of the second delayed base- 
band signal B2’. If both of the inputs to the comparison 
circuit 38 correspond to zero count, then its output 
would be zero, thereby indicating that the second de- 
layed baseband signal B2‘ is in phase with the first de- 
layed baseband signal Bl’. The output of the compari- 
son circuit 38 is converted to an analog signal 52 by a 
digital-to-analog converter 40, this delay control signal 
52 controlling the amount of delay to be introduced by 
the second variable delay circuit V2. The delay control 
signal 52 could also be a digital signal and the type of 
variable delay circuit V2 chosen accordingly. 
The comparison circuit 38 provides a means whereby 
a correlation signal El derived from the fixed delay 
circuit 10 and its associated sum signal is subtracted 
from the second correlation signal E2. This allows the 
signal terms from all of the other correlation loops to 
cancel out in the second correlation loop because the 
first correlation signal E l  is related to the sum of the 
other delayed baseband signals B2’ thru B N  and the 
second correlation signal E2 is related to all of these 
sum signal components. Therefore, subtraction of the 
first correlation signal El from the second correlation 
signal E2 results in only the error related to the second 
delayed baseband signal B2’ being applied to the vari- 
able delay circuit V2. The other correlation loops oper- 
ate in the same manner. 
The variable delay circuits V2 thru VN are also iden- 
tical in configuration, the one associated with the sec- 
ond baseband signal being shown in FIG. 4 for illustra- 
tive purposes. As can be seen, the delay control signal 
52 from the second difference unit D2 is provided to a 
frequency synthesizer and search oscillator 46 which 
provides two clock pulse outputs. The first clock pulse 
output Fc is the clock pulse sample frequency previ- 
ously discussed. The second clock pulse output is 
F,+AF, A F  being controlled by the delay control sig- 
nal 52. A first in, first out (FIFO) memory system 48 is 
also provided, the memory system 48 being responsive 
to the second clock signals F,+AF for clocking bytes 
into memory, and responsive to F, for clocking bytes 
out of memory. A delayed baseband signal analog-to 
digital converter 50 provides digital bytes defining the 
second baseband signal B2, the bytes being provided at 
a frequency F,+AF. A delayed baseband signal digital- 
to-analog converter 52 converts output digital bytes 
from the memory system 48 to an analog delayed base- 
band signal B2’ at a frequency defined by the first clock 
pulse output frequency Fc. Thus, the time interval re- 
quired for a specific byte to pass through the FIFO 
memory system 48 is related to AF, which in turn is 
controlled by the delay control signal 52. 
An analysis for one of the correlator loops will now 
be described. It should be understood that this analysis 
is equally applicable to any of the correlator loops asso- 
ciated with the baseband signals B2 thru BN. A Laplace 
diagram for a correlation loop is shown in FIG. 5. In 
FIG. 5, s is the Laplace complex frequency, Z is 
7 
4,278,978 
exp(sT), T is the correlation period between correlator 
outputs as defined by the reset pulse on the reset line 28, 
G’s are the gain constants for the loop components, R is 
the input signal delay of the second baseband signal B2, 
TE is the time delay of the loop output signal B2’, and 7 5 
is the noise portion of the correlation signal 52. The 
delay control signal 52 is the difference between the first 
and second correlation signals, El and E2, respectively. 
The noise 7)  results from large noise components in the 
The delay control signal 52 updates the variable delay 
input signals. 10 
circuit V2 according to the difference equation 
Yn+ 1 = rn + Go vn+ 1 ( 5 )  
where Yn is the previous time delay. Taking the z-trans- 
form of the preceding equation ( 5 )  provides the digital 
filter function indicated at 60. The zero order hold 
function indicated at 62 is created between the variable 
delay value is held constant throughout the correlation 20 
period T. 
This control loop is a first order loop which means 
that the output error is driven to zero for a step input 
delay function. For a ramp input delay, the loop has a 
steady state error r m  given by 
15 
25 
T, =[RaT(2-G)]/2G (6) 
where R, is the input ramp in microsecondshecond, 
r ,  is the steady state error in microseconds, and G is 30 
the open loop gain loop constant given by T times the 
product of the individual loop component gain con- 
stants. 
Of major importance to a degradation specification is 
the standard deviation of the loop output loop WE, 35 
caused by the correlator output noise 7 
This is found to be 
,,=“\jC_ TGc 2 - G (7) 40 
where 0-n is the standard deviation of the correlator 
output noise 7. From stochastic analysis of the correla- 
tion function, 
where 2kfs is the noise bandwidth of a low pass filter in 
the receiver, fs is the frequency of the baseband signal 
and fs= l/Ts, fD is the data rate in symbols per second 
and fD= VTD, N is the number of antennas in the array, 
R ~ i s  the signal-to-noise ratio of the signal S2 at the 
output of the second adder ADZ. These equations are 
based on hard limiting of the individual signals before 
being supplied to the correlator. The sum of the signals 
to the correlator reference input, that is the sum of the 
signals provided by the output of the second adder 
ADZ, is the algebraic sum of the hard limited signals. Of 
course, the output sum of signals from the summing 
network 12 is the sum of the full value individual signals 
before being hard limited. 
Although each of the sum signals S1-SN has been 
described as not containing the delayed baseband signal 
to which it is to be correlated, each sum signal could 
45 
50 
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8 
include all the delayed baseband signal B1’-BN with- 
out significantly affecting the correlation process. 
Thus, from the above, it should be apparent that a 
method and means has been disclosed for summing 
baseband output signals from a plurality of receiving 
systems for large aperture antenna simulation wherein 
the sum of certain of the outputs of the receivers are 
used as correlation references. The various loops be- 
come stable because a means for cancelling out interac- 
tive signals from other loops is also provided. 
We claim: 
1. A baseband signal combiner for an antenna array 
comprising a plurality of antennas each having an asso- 
ciated receiver, each of said receivers providing a base- 
band output signal to be combined with other receiver 
baseband output signals, comprising: 
means for phase comparing a first baseband signal and 
a first sum signal comprising all the other baseband 
signals, thereby generating a first correlation signal 
related to the phase difference between said first 
baseband signal and said first sum signal; 
means for phase comparing each of the other base- 
band signals and a signal that is the sum of all the 
baseband signals except the baseband signal being 
compared, each phase comparison generating a 
correlation signal related to the phase difference 
between the baseband signal and the sum signal 
being compared; 
means for subtracting the phase difference repre- 
sented by said first correlation signal from each of 
said other correlation signals, thereby generating a 
variable delay signal corresponding to each of the 
other baseband signals; and 
means for adjusting the phase of each of said other 
baseband signals in accordance with its associated 
variable delay signal, thereby resulting in all of said 
baseband signals being in phase with each other. 
2. The baseband signal combiner of claim 1 wherein 
said sum signal comprising all the baseband signals ex- 
cept the baseband signal being compared further com- 
prises the baseband signal being compared. 
3. A baseband signal combiner for a large aperture 
antenna array having a plurality of baseband signal 
outputs whose phases are to be matched, comprising: 
first delay means for delaying a first baseband signal 
by a predetermined time increment; 
variable delay means for delaying each of said re- 
maining baseband signals; 
means for providing a plurality of sum signals each of 
which comprises a sum of all but one said delayed 
baseband signals; 
means for generating a plurality of correlation signals 
each of which is related to a phase difference be- 
tween one of said plurality of baseband signals 
having been delayed by its corresponding delay 
means and said sum signal comprising all of said 
delayed baseband signals except said baseband sig- 
nal whose phase difference is to be measured; 
means for developing a plurality of delay control 
signals related to said correlation signal derived 
from said first baseband signal, and each of said 
remaining correlation signals; 
means for controlling said variable delay means for 
each of said remaining baseband signals by its cor- 
responding delay control signal whereby all of said 
remaining baseband signals will be in phase with 
said first baseband signal; and 
t 
9 
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means for summing all of said delayed baseband sig- 
nals thereby providing a composite baseband out- 
put signal. 
4. The baseband signal combiner of claim 3 wherein 
said variable delay means comprises a plurality of vari- 
able delay units, each of which corresponds to one of 
said remaining baseband signals, each unit comprising: 
a first in, first out (FIFO) memory means; 
means for converting a baseband signal into input 
digital bytes defining the amplitude of said base- 
band signal, said converting to be accomplished at 
a first predetermined clock frequency; 
means for clocking each of said input digital bytes 
into said FIFO memory system at said first prede- 
termined clock frequency; and 
means for clocking each of said input digital bytes out 
of said FIFO memory system at a second predeter- 
mined clock frequency, differences between said 
first and second predetermined clock frequencies 
defining a delay between said input digital byte and 
its corresponding output digital byte. 
5. The baseband signal combiner of claim 4 wherein 
each of said variable delay units further comprises 
means for converting said output digital bytes into an 
analog signal, said analog signal defining a delayed 
baseband signal. 
6. The baseband signal combiner of claim 4 wherein 
said means for controlling said delay means comprises a 
plurality of frequency synthesizers, one of which corre- 
sponds to each of said variable delay units, each of said 
frequency synthesizers providing a first clock signal 
defining said first predetermined clock frequency and a 
second clock signal defining said second predetermined 
clock frequency, said first clock signal frequency being 
determined by its corresponding delay control signal. 
7. The baseband signal combiner of claim 3 wherein 
said means for generating a plurality of correlation 
signals comprises a plurality of correlators, one of 
which corresponds to each baseband signal, each corre- 
lator comprising: 
first means for sampling its input delayed baseband 
signal at a predetermined sampling rate and provid- 
ing a bit at each sample time indicating the polarity 
of said delayed baseband signal; 
second means for sampling its input sum signal at said 
predetermined sampling rate and providing a bit at 
each sample time indicating to polarity of said 
input sum signal; and 
means for comparing corresponding input delayed 
baseband and input sum signal polarity bits and 
providing an output signal at predetermined time 
intervals which defines the number of times corre- 
sponding polarity bits were not in phase and the 
lead or lag phase relationship between said input 
delayed baseband signal and said input sum signal, 
said output signal comprising one of said correla- 
tion signals. 
8. The baseband signal combiner of claim 7 wherein 
said means for developing a plurality of delay control 
Id) 
means for converting said developed digital signal 
into an analog signal, said analog signal comprising 
one of said delay control signals. 
9. The baseband signal combiner of claim 8 wherein 
5 each of said plurality of sum signals comprises a sum of 
all of said delayed baseband signals. 
10. In combination with a plurality of antennas and 
associated receivers, each of which provides a baseband 
signal having an unknown phase relationship to the 
10 other baseband signals, a means for adjusting the phase 
of said baseband signals so that each is in phase with the 
other, commisina: 
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signals comprises a pliraity of difference units each of 
which comprises: 
means for developing a digital signal defining the 
difference between said correlation signal corre- 65 
sponding to said first baseband signal and the corre- 
lation signal corresponding to one of said remain- 
ing baseband signals; and 
means f i r  delaying a first of said baseband signals by 
a predetermined time increment; 
means for adding signals related to the remaining of 
said baseband signals, said added signals compris- 
ing a first comparison signal; 
means for developing a first correlation signal related 
to a difference in phase between said first delayed 
baseband signal and said first comparison signal; 
means for delaying each of said remaining baseband 
signals by a variable time increment; 
means for adding said delayed baseband signals so 
that a plurality of comparison signals are formed, 
each of which comprises a sum of said delayed 
baseband signals minus one of said remaining base- 
band signals; 
means for developing a plurality of correlation sig- 
nals each defining a phase difference between one 
of said remaining delayed baseband signals and said 
comparison signals not containing said delayed 
baseband signals whose phase is being compared; 
means for comparing each of said plurality of correla- 
tion signals and said first correlation signal, each of 
said comparisons defining a delay control signal 
corresponding to one of said remaining delayed 
baseband signals; and 
means for controlling said delay means for each of 
said remaining delayed baseband signals by its cor- 
responding delay control signal whereby all of said 
remaining delayed baseband signals will be in phase 
with said first delayed baseband signal. 
11. The adjusting means of claim 10 further compris- 
ing means for adding said delayed baseband signals 
thereby forming a composite baseband signal. 
12. The adjusting means of claim 10 wherein said 
means for developing said correlation signals comprises 
a plurality of correlators, each having a delayed base- 
band signal and a comparison signal as inputs, each 
correlator comprising: 
means for providing a first bit train, each bit of which 
defines the polarity of its input delayed baseband 
signal at a predetermined time; 
means for providing a second bit train, each bit of 
which defines the polarity of its input comparison 
signal at a predetermined time; and 
means for indexing a counter in relation to the phase 
relationship between said first and second bit train, 
the output of said counter comprising said correla- 
tion signal. 
13. The adjusting means of claim 12 wherein said 
means for comparing comprises a comparison unit for 
each of said plurality of correlation signals to be com- 
pared to said first correlation signal, each of said com- 
parison units comprising a difference circuit having said 
first correlation signal as one input and one of said plu- 
rality of correlation signals whose phase is to be com- 
pared as the other input, said difference circuit provid- 
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ing an output signal related to the difference between its 
two correlation signal inputs, said output signal com- 
prising said delay control signal. 
14. The adjusting means of claim 13 wherein said 
means for delaying each of said remaining plurality of 5 
baseband signals comprises a variable delay circuit for 
each of said remaining plurality of baseband signals, 
each variable delay circuit comprising: 
a first in, first out (FIFO) memory system; 
a frequency synthesizer having first and second clock 10 
pulse output signals; 
means for controlling said frequency synthesizer first 
clock pulse output signal by its associated delay 
control signal; 
means for converting a baseband signal to be delayed 15 
into a digital byte at a frequency defined by said 
first clock pulse signal; 
means for clocking said converted baseband signal 
into said FIFO memory system at a frequency 
means for clocking said converted baseband signal 
out of said FIFO memory system at a frequency 
defined by said second clock pulse signal, the delay 
defined by said first clock pulse signal; 20 
82 
delaying a first of said baseband signals by a predeter- 
mined time increment; 
delaying each of said remaining baseband signals by a 
a variable time increment; 
comparing the phase of said first delayed baseband 
signal and a signal related to the sum of said re- 
maining delayed baseband signals, said comparison 
defining a first correlation signal; 
comparing the phase of each of said remaining de- 
layed baseband signals and the phase of a sum of all 
of said delayed baseband signal not containing the 
delayed baseband signal to be compared, each 
comparison defining a correlation signal associated 
with a remaining delayed baseband signal; 
comparing each of said correlation signals associated 
with one of said remaining delayed baseband sig- 
nals and said first correlation signal, said compari- 
son defining a delay control signal; and 
varying the delay of each of said remaining baseband 
signals in accordance with its corresponding delay 
control signal until all of said delayed baseband 
signals are in phase with each other. 
16. The method of claim 15 further including the step 
between the time said converted baseband signal is 
clocked into and out of said FIFO memory system 25 providing a composite baseband signal. 
being defined by a relationship between first and 
second clock pulse output signals. 
15. A method for adjusting the phase of a plurality of 
baseband signals, each of which is provided by an an- 
tennaheceiver system, so that said baseband signals will 30 whose phase is to be compared. 
of adding all of said delayed baseband signals, thereby 
17. The method of claim 16 wherein said step of com- 
paring the phase of each of said remaining delayed 
baseband signals further comprises the step of including 
the delayed baseband signal to be compared in said sum 
be in phase with each other, the steps comprising: * * * * *  
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